

Fig. 1

52




Fig. 2




Fig. 5

100

Fetch
Stage

110

Decode
Stage

120

Execute
Stage

130

Writeback
Stage

140

Trap
Stage

100

110

112

114

116

118

118

118

122

124

126

Fast
Address
Mux

S2
Mx

S1
Mx

S0
Mx

S0
Mx

S1
Mx

S2
Mx

Fast
Address
Mux

Data
Cache
Port 1
Tag

136-1

132-1

134-1

Extract +
Sign
Extension

136-2

132-2

134-2

Extract +
Sign
Extension

Update PC
Mux

142-1

142-2

Register File
Write Ports

Long Latency
Writeback Paths

144

Fig. 3

